Computer-aided 3D ICs layout design is an NP-hard problem in which an important step is the graph partitioning task. If speed is the dominant requirement, the commonly applied Fiduccia-Mattheyses ...