Static timing analysis is a technique of computing of cell delay and interconnect delay in design ... floorplan the channel between memory and regulator is covered with soft placement blockage fig 1.8 ...